Figure 3: Diagram depicting the addition of two vectors A and B on (a) a scalar architecture (non- vector pipelined) CPU architecture (b) a single … Login to Download